1
0
mirror of synced 2026-02-05 00:04:48 +00:00
Files
YosysHQ.yosys/tests/opt
Martin Povišer f8325f66b7 opt_expr: Fix 'signed X>=0' replacement for wide output ports
If the `$ge` cell we are replacing has wide output port, the upper bits
on the port should be driven to zero. That's not what a `$not` cell with
a single-bit input does. Instead opt for a `$logic_not` cell, which does
zero-pad its output.

Fixes #3867.
2023-08-01 13:50:12 +01:00
..
2021-08-11 13:34:10 +02:00
2021-08-08 01:19:22 +02:00
2022-05-18 22:48:55 +02:00
2022-10-07 16:04:51 +02:00
2022-10-07 16:04:51 +02:00
2021-08-11 13:34:10 +02:00