github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-15 01:34:14 +00:00
Code Issues Releases Wiki Activity
Files
1e7ba922e50d601692450fe3f2c856435586ee46
YosysHQ.yosys/backends/verilog
History
Miodrag Milanovic ff8e999a71 Split module ports, 20 per line
2021-10-09 13:40:55 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Split module ports, 20 per line
2021-10-09 13:40:55 +02:00