github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity
Files
200e1a7bfea7bd950e372a4e2e8def4afe9be97f
YosysHQ.yosys/frontends/verilog/.gitignore
Clifford Wolf ddc1761f1a Add "make coverage" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-08-27 14:22:21 +02:00

5 lines
83 B
Plaintext
Raw Blame History

verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
verilog_parser.tab.hh
Reference in New Issue View Git Blame Copy Permalink