1
0
mirror of synced 2026-04-19 10:50:08 +00:00
Files
YosysHQ.yosys/tests/arch
Krystine Sherwin 5d3ed5a418 analogdevices: Extra tests
`mem_gen.py` based on quicklogic tests.
Remove BUFG from `lutram.ys`.
Extra `sync_ram_sp` models in `arch/common/blockram.v`.
Add analogdevices to main makefile tests.
Not all the other tests are passing, but that's fine for now.
2026-03-05 05:37:13 +00:00
..
2026-03-05 05:37:13 +00:00
2026-03-05 05:37:13 +00:00
2026-02-22 09:00:37 +01:00
2026-02-09 09:38:45 -08:00