1
0
mirror of synced 2026-02-22 23:47:15 +00:00
Files
YosysHQ.yosys/tests
SergeyDegtyar 27377c4663 Add new tests for Anlogic architecture
Problems/questions:
	- memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type
EG_LOGIC_DRAM16X4) to SAT database.
		Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM?
	- Internal cell type $_TBUF_  is present.
2019-09-23 12:12:02 +03:00
..
2019-07-16 12:44:26 -07:00
2019-08-27 09:24:32 -07:00
2019-08-20 11:38:21 +02:00
2019-08-29 17:24:48 -07:00
2015-06-19 14:08:46 +02:00
2016-12-11 10:58:49 +01:00
2015-05-18 11:15:49 +02:00
2019-08-28 09:55:34 -07:00