SergeyDegtyar
27377c4663
Add new tests for Anlogic architecture
...
Problems/questions:
- memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type
EG_LOGIC_DRAM16X4) to SAT database.
Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM?
- Internal cell type $_TBUF_ is present.
2019-09-23 12:12:02 +03:00
..
2019-06-27 23:00:13 -04:00
2019-09-23 12:12:02 +03:00
2019-06-27 11:13:49 -07:00
2019-02-25 16:18:13 -08:00
2016-11-01 10:03:13 +01:00
2018-10-25 02:37:56 +03:00
2019-08-17 14:37:07 +02:00
2016-09-22 11:49:29 -06:00
2019-08-30 12:22:59 -07:00
2019-03-27 15:16:19 +01:00
2019-07-16 12:44:26 -07:00
2019-07-02 13:35:50 +01:00
2019-08-22 08:37:27 -07:00
2019-08-04 19:06:38 +02:00
2019-08-19 16:44:23 +00:00
2016-09-22 11:49:29 -06:00
2019-08-27 09:24:32 -07:00
2016-09-22 11:49:29 -06:00
2019-08-20 11:38:21 +02:00
2019-08-29 17:24:48 -07:00
2015-06-19 14:08:46 +02:00
2019-03-26 14:17:46 +01:00
2019-05-03 14:40:51 +02:00
2019-08-27 17:26:47 +02:00
2019-06-28 14:56:22 -07:00
2016-12-11 10:58:49 +01:00
2019-08-23 11:32:44 -07:00
2015-05-18 11:15:49 +02:00
2019-08-28 09:55:34 -07:00