1
0
mirror of synced 2026-01-13 23:45:41 +00:00
Catherine 27cb4c52b4 fmt: allow padding characters other than '0' and ' '.
When converted to Verilog, padding characters are replaced with one of
these two. Otherwise padding is performed with exactly that character.
2024-04-02 12:13:22 +02:00
..
2022-11-30 18:24:35 +01:00
2024-02-06 17:51:24 +01:00
2022-05-27 12:37:03 +02:00
2021-10-08 15:44:07 +02:00
2023-11-01 08:13:27 +01:00
2023-11-01 08:13:27 +01:00
2022-05-13 00:37:14 +02:00
2022-01-28 23:34:41 +01:00
2024-02-06 17:51:24 +01:00
2024-02-19 15:45:54 +01:00
2024-02-06 17:51:24 +01:00
2024-02-06 18:01:26 +01:00
2024-02-06 18:01:26 +01:00
2023-04-17 10:53:05 -07:00
2023-01-11 18:07:16 +01:00