This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-09 10:01:03 +00:00
Code
Issues
Releases
Wiki
Activity
Files
285f140f60e9036d8a6bc7d5d2c6983b7c873441
YosysHQ.yosys
/
passes
/
memory
History
Clifford Wolf
b57cb4a7fe
Merge clock inverters in memory_dff
2015-06-09 07:25:12 +02:00
..
Makefile.inc
Added memory_bram (not functional yet)
2014-12-31 16:53:53 +01:00
memory_bram.cc
Added memory_bram "make_outreg" feature
2015-04-09 16:08:54 +02:00
memory_collect.cc
Avoid parameter values with size 0 ($mem cells)
2015-04-05 18:04:19 +02:00
memory_dff.cc
Merge clock inverters in memory_dff
2015-06-09 07:25:12 +02:00
memory_map.cc
Avoid parameter values with size 0 ($mem cells)
2015-04-05 18:04:19 +02:00
memory_share.cc
Fixed memory_share for unconditional write with part select to memory
2015-04-22 06:40:23 +02:00
memory_unpack.cc
Fixed memory_unpack for initialized memories
2015-04-29 19:55:32 +02:00
memory.cc
Added "memory -bram"
2015-01-03 17:40:20 +01:00