This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-16 01:51:02 +00:00
Code
Issues
Releases
Wiki
Activity
Files
2ae551c0af26dd81e7e28bac4618ca3fc84019dc
YosysHQ.yosys
/
tests
/
fmt
History
Charlotte
2ae551c0af
fmt: fuzz, fix (remove extraneous + incorrect fill)
...
"blk + chunks" is often an overrun, plus the fill is unnecessary; we throw blk away immediately.
2023-08-11 04:46:52 +02:00
..
fuzz
fmt: fuzz, fix (remove extraneous + incorrect fill)
2023-08-11 04:46:52 +02:00
.gitignore
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
always_display.v
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
always_full_tb.cc
tests: test cxxrtl against iverilog (and uncover bug!)
2023-08-11 04:46:52 +02:00
always_full_tb.v
tests: test cxxrtl against iverilog (and uncover bug!)
2023-08-11 04:46:52 +02:00
always_full.v
fmt: %t/$time support
2023-08-11 04:46:52 +02:00
display_lm_tb.cc
fmt: rudimentary %m support (= %l)
2023-08-11 04:46:52 +02:00
display_lm.v
fmt: rudimentary %m support (= %l)
2023-08-11 04:46:52 +02:00
initial_display.v
fmt: format %t consistently at initial
2023-08-11 04:46:52 +02:00
roundtrip_tb.v
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
roundtrip.v
fmt: add tests for Verilog round trip of format expressions.
2023-08-11 04:46:52 +02:00
run-test.sh
fmt: rudimentary %m support (= %l)
2023-08-11 04:46:52 +02:00