github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 15:53:37 +00:00
Code Issues Releases Wiki Activity
Files
2ae7dec5300bb61a90842fefb1e846cd9f667a9e
YosysHQ.yosys/tests/xilinx_ug901
History
SergeyDegtyar 2ae7dec530 Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
..
asym_ram_sdp_read_wider.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_sdp_read_wider.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_sdp_write_wider.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_sdp_write_wider.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_tdp_read_first.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_tdp_read_first.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_tdp_write_first.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
asym_ram_tdp_write_first.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
black_box_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
black_box_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_ram_1b.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_ram_1b.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_nc.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_nc.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_readfirst2.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_readfirst2.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_rf.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_rf.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_wf.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
bytewrite_tdp_ram_wf.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
cmacc.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
cmacc.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
cmult.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
cmult.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
dynamic_shift_registers_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
dynamic_shift_registers_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
dynpreaddmultadd.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
dynpreaddmultadd.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
fsm_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
fsm_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
latches.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
latches.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
macc.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
macc.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
mult_unsigned.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
mult_unsigned.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
presubmult.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
presubmult.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
ram_simple_dual_one_clock.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
ram_simple_dual_one_clock.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
ram_simple_dual_two_clocks.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
ram_simple_dual_two_clocks.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_dist.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_dist.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_init_file.data
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_init_file.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_init_file.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_pipeline.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_pipeline.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_nc.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_nc.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rf_rst.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rf_rst.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rf.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rf.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rom_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rom_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rom.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_rom.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_wf.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_sp_wf.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_tdp_rf_rf.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
rams_tdp_rf_rf.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
registers_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
registers_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
run-test.sh
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
sfir_shifter.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
sfir_shifter.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
shift_registers_0.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
shift_registers_0.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
shift_registers_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
shift_registers_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
squarediffmacc.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
squarediffmacc.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
squarediffmult.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
squarediffmult.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
top_mux.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
top_mux.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
tristates_1.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
tristates_1.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
tristates_2.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
tristates_2.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
xilinx_ultraram_single_port_no_change.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
xilinx_ultraram_single_port_no_change.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
xilinx_ultraram_single_port_read_first.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
xilinx_ultraram_single_port_read_first.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
xilinx_ultraram_single_port_write_first.v
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00
xilinx_ultraram_single_port_write_first.ys
Add tests for Xilinx UG901 examples
2019-10-17 17:08:38 +02:00