1
0
mirror of synced 2026-01-21 18:25:32 +00:00
Rupert Swarbrick 044ca9dde4 Add support for SystemVerilog-style `define to Verilog frontend
This patch should support things like

  `define foo(a, b = 3, c)   a+b+c

  `foo(1, ,2)

which will evaluate to 1+3+2. It also spots mistakes like

  `foo(1)

(the 3rd argument doesn't have a default value, so a call site is
required to set it).

Most of the patch is a simple parser for the format in preproc.cc, but
I've also taken the opportunity to wrap up the "name -> definition"
map in a type, rather than use multiple std::map's.

Since this type needs to be visible to code that touches defines, I've
pulled it (and the frontend_verilog_preproc declaration) out into a
new file at frontends/verilog/preproc.h and included that where
necessary.

Finally, the patch adds a few tests in tests/various to check that we
are parsing everything correctly.
2020-03-27 16:08:26 +00:00
..
2015-09-01 12:40:36 +02:00
2017-02-23 14:21:02 +01:00
2015-07-02 11:14:30 +02:00
2020-03-13 17:23:27 +01:00
2019-08-15 14:50:10 -07:00
2019-09-13 16:30:44 -07:00
2020-02-27 10:29:53 -08:00
2015-07-02 11:14:30 +02:00
2020-03-16 16:28:25 +01:00
2019-10-02 17:49:07 -07:00