This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-23 15:53:37 +00:00
Code
Issues
Releases
Wiki
Activity
Files
2df7d97b729686550c2b7c28ccbf20db0c2b1137
YosysHQ.yosys
/
techlibs
/
xilinx
History
Keith Rothman
1f9235ede5
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
...
Signed-off-by: Keith Rothman <
537074+litghost@users.noreply.github.com
>
2019-04-12 09:35:15 -07:00
..
tests
…
.gitignore
…
arith_map.v
…
brams_bb.v
…
brams_init.py
…
brams_map.v
…
brams.txt
…
cells_map.v
…
cells_sim.v
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
2019-04-12 09:35:15 -07:00
cells_xtra.sh
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
2019-04-12 09:35:15 -07:00
cells_xtra.v
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
2019-04-12 09:35:15 -07:00
drams_map.v
…
drams.txt
…
ff_map.v
…
lut_map.v
…
Makefile.inc
…
synth_xilinx.cc
…
