1
0
mirror of synced 2026-01-13 07:29:32 +00:00
2019-08-20 20:05:16 -07:00

9 lines
75 B
Verilog

module top;
sub s0();
foo f0();
endmodule
module foo;
sub s0();
endmodule