1
0
mirror of synced 2026-01-13 15:37:16 +00:00
YosysHQ.yosys/tests/techmap/recursive_map.v
2019-08-20 20:05:16 -07:00

5 lines
66 B
Verilog

module sub;
sub _TECHMAP_REPLACE_ ();
bar f0();
endmodule