Eddie Hung 2e7992efff Revert "Fix techmapping muxes some more" ...

This reverts commit 0aae3b4f43.

2019-06-24 14:15:31 -07:00

..

tests

Improved xilinx "bram1" test

2015-04-09 17:12:12 +02:00

.gitignore

Added support for initialized xilinx brams

2015-04-06 17:07:10 +02:00

abc_xc7.box

Merge remote-tracking branch 'origin/xaig' into xc7mux

2019-06-22 19:44:17 -07:00

abc_xc7.lut

Simplify comment

2019-06-17 19:14:41 -07:00

arith_map.v

Instead of MUXCY/XORCY use CARRY4 (with timing)

2019-05-21 16:19:45 -07:00

brams_bb.v

Remove WIP ABC9 flop support

2019-06-14 10:37:52 -07:00

brams_init.py

Squelch trailing whitespace, including meta-whitespace

2018-03-11 16:03:41 +01:00

brams_map.v

Revert BRAM WRITE_MODE changes.

2019-03-04 09:22:22 -08:00

brams.txt

Added read-enable to memory model

2015-09-25 12:23:11 +02:00

cells_map.v

Revert "Fix techmapping muxes some more"

2019-06-24 14:15:31 -07:00

cells_sim.v

Merge remote-tracking branch 'origin/xaig' into xc7mux

2019-06-22 19:44:17 -07:00

cells_xtra.sh

Typo

2019-05-28 09:36:01 -07:00

cells_xtra.v

Add whitebox support to DRAM

2019-05-23 08:58:57 -07:00

drams_map.v

Xilinx DRAMS: RAM64X1D, RAM128X1D

2015-04-09 13:37:07 +02:00

drams.txt

Add "min bits" and "min wports" to xilinx dram rules

2019-05-23 11:32:28 -07:00

ff_map.v

Cleanup

2019-06-05 12:28:46 -07:00

lut_map.v

Really permute Xilinx LUT mappings as default LUT6.I5:A6

2019-06-18 11:48:48 -07:00

Makefile.inc

Revert "Remove wide mux inference"

2019-06-14 12:50:24 -07:00

mux_map.v

Change synth_xilinx's -nomux to -minmuxf <int>

2019-06-24 10:04:01 -07:00

synth_xilinx.cc

Move comment

2019-06-24 14:15:00 -07:00