github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 07:51:45 +00:00
Code Issues Releases Wiki Activity
Files
2e8d6ec0b06b4e51e222c15c8049130bc264ae57
YosysHQ.yosys/backends/verilog
History
whitequark e95a8ba763 write_verilog: dump $mem cell attributes. 
The Verilog backend already dumps attributes on RTLIL::Memory objects
but not on `$mem` cells.
2020-02-06 16:22:42 +00:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
write_verilog: dump $mem cell attributes.
2020-02-06 16:22:42 +00:00