github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 04:08:28 +00:00
Code Issues Releases Wiki Activity
Files
2f11dc87c987f734009d8171c5f15dc12f85061e
YosysHQ.yosys/backends/verilog
History
Robin Ole Heinemann 2f11dc87c9 write_verilog: emit $check cell names as labels
2025-01-30 14:18:02 +00:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
write_verilog: emit $check cell names as labels
2025-01-30 14:18:02 +00:00