This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-01 06:32:19 +00:00
Code
Issues
Releases
Wiki
Activity
Files
309f8fe74f2f5dc33d5e7d034f0b2c12e2b77b14
YosysHQ.yosys
/
examples
/
intel
/
MAX10
History
Larry Doolittle
2021ddecb3
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
..
run_max10
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
2017-04-05 23:01:29 -05:00
runme_postsynth
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
2017-04-05 23:01:29 -05:00
sevenseg.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
top.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
