github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-25 11:56:22 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/kernel
History
whitequark 3bffd09d64
Merge pull request #2006 from jersey99/signed-in-rtlil-wire 
Preserve 'signed'-ness of a verilog wire through RTLIL
2020-06-04 11:23:06 +00:00
..
bitpattern.h
Removed unnecessary cast.
2015-09-01 12:40:36 +02:00
calc.cc
Add flooring division operator
2020-05-28 22:59:04 +02:00
cellaigs.cc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
cellaigs.h
Fixed trailing whitespaces
2015-07-02 11:14:30 +02:00
celledges.cc
Add flooring division operator
2020-05-28 22:59:04 +02:00
celledges.h
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
celltypes.h
Add flooring division operator
2020-05-28 22:59:04 +02:00
consteval.h
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
constids.inc
Merge pull request #1862 from boqwxp/cleanup_techmap
2020-05-31 20:40:48 +02:00
cost.h
Use ID() in kernel/*, add simple ID:: hack (to be improved upon later)
2019-08-11 11:39:46 +02:00
driver.cc
Add WASI platform support.
2020-04-30 18:56:25 +00:00
hashlib.h
kernel: Try an order-independent approach to hashing dict.
2020-05-19 23:32:53 +00:00
log.cc
log: Use dict instead of std::vector<std::pair> for log_expect_{error, warning, log} to better express the intent that each element is unique.
2020-05-15 00:55:32 +00:00
log.h
Merge pull request #2059 from boqwxp/logger-vector-to-dict
2020-05-21 15:36:30 +02:00
macc.h
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
modtools.h
Merge pull request #1845 from YosysHQ/eddie/kernel_speedup
2020-04-02 07:13:33 -07:00
register.cc
Add WASI platform support.
2020-04-30 18:56:25 +00:00
register.h
Add ScriptPass::run_nocheck and use for abc9
2020-03-09 14:34:22 +00:00
rtlil.cc
Merge pull request #2006 from jersey99/signed-in-rtlil-wire
2020-06-04 11:23:06 +00:00
rtlil.h
Merge pull request #2006 from jersey99/signed-in-rtlil-wire
2020-06-04 11:23:06 +00:00
satgen.h
Add flooring division operator
2020-05-28 22:59:04 +02:00
sigtools.h
kernel: const Wire* overload -> Wire* !!!
2020-03-26 16:21:30 -07:00
timinginfo.h
timinginfo: ignore $specify2 cells if EN is false
2020-05-14 10:33:56 -07:00
utils.h
Fixed trailing whitespaces
2015-07-02 11:14:30 +02:00
yosys.cc
Add WASI platform support.
2020-04-30 18:56:25 +00:00
yosys.h
Fix clang compiler warning
2020-05-08 10:13:39 +02:00