This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-22 23:47:15 +00:00
Code
Issues
Releases
Wiki
Activity
Files
3655d7fea7ce7f41716bd383d962119b7bf84038
YosysHQ.yosys
/
frontends
History
Clifford Wolf
042b67f024
No limit for length of lines in BLIF front-end
2016-10-19 12:44:58 +02:00
..
ast
Added $anyseq cell type
2016-10-14 15:24:03 +02:00
blif
No limit for length of lines in BLIF front-end
2016-10-19 12:44:58 +02:00
ilang
Added $global_clock verilog syntax support for creating $ff cells
2016-10-14 12:33:56 +02:00
liberty
Added liberty parser support for types within cell decls
2016-09-23 13:53:23 +02:00
verific
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
verilog
Added $anyseq cell type
2016-10-14 15:24:03 +02:00
vhdl2verilog
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00