1
0
mirror of synced 2026-01-13 23:45:41 +00:00
whitequark e97e33d00d kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, $sshr.
Before this commit, these cells would accept any \B_SIGNED and in
case of \B_SIGNED=1, would still treat the \B input as unsigned.

Also fix the Verilog frontend to never emit such constructs.
2019-12-04 11:59:36 +00:00
..
2015-09-01 12:40:36 +02:00
2017-02-23 14:21:02 +01:00
2015-07-02 11:14:30 +02:00
2019-10-02 17:49:07 -07:00
2019-10-02 17:49:07 -07:00
2019-08-15 14:50:10 -07:00
2019-09-29 13:22:11 +02:00
2019-09-29 13:22:11 +02:00
2019-10-04 15:00:57 -07:00
2019-09-13 16:30:44 -07:00
2015-07-02 11:14:30 +02:00
2019-08-22 18:43:16 +02:00
2019-10-02 17:49:07 -07:00