1
0
mirror of synced 2026-01-23 19:17:15 +00:00
Clifford Wolf 6cd5b8b76b
Merge pull request #679 from udif/pr_syntax_error
More meaningful SystemVerilog/Verilog parser error messages
2018-10-25 13:18:59 +02:00
..
2015-06-19 14:08:46 +02:00
2015-09-25 12:23:11 +02:00
2018-06-05 22:41:27 +03:00
2016-12-11 10:58:49 +01:00
2018-06-05 18:03:22 +03:00
2015-05-18 11:15:49 +02:00