1
0
mirror of synced 2026-01-25 03:46:34 +00:00
2014-06-21 16:33:33 +02:00

6 lines
121 B
Plaintext

read_verilog -sv axis_master.v axis_test.v
hierarchy -top axis_test
proc; flatten;;
sat -falsify -seq 50 -prove-asserts