6 lines
77 B
Verilog
6 lines
77 B
Verilog
module top(...);
|
|
input a, b;
|
|
output y;
|
|
assign y = a|b;
|
|
endmodule
|