1
0
mirror of synced 2026-01-16 16:47:29 +00:00
YosysHQ.yosys/tests/sat/counters.ys
2014-02-06 01:00:56 +01:00

11 lines
250 B
Plaintext

read_verilog counters.v
proc; opt
expose -shared counter1 counter2
miter -equiv -make_assert -make_outputs counter1 counter2 miter
cd miter; flatten; opt
sat -verify -prove-asserts -tempinduct -set-at 1 in_rst 1 -seq 1 -show-inputs -show-outputs