1
0
mirror of synced 2026-01-19 17:48:54 +00:00
2020-12-31 18:33:59 -07:00

7 lines
95 B
Plaintext

read_verilog fib.v
hierarchy
proc
equiv_make gold gate equiv
equiv_simple
equiv_status -assert