github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-18 09:22:13 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests/various/reg_wire_error.ys

2 lines
35 B
Plaintext
Raw Blame History

read_verilog -sv reg_wire_error.sv
Reference in New Issue View Git Blame Copy Permalink