github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-02 23:21:07 +00:00
Code Issues Releases Wiki Activity
Files
44545653ef9313bc8edb28cd13a867b01a1aea12
YosysHQ.yosys/passes
History
Krystine Sherwin 44545653ef hierarchy: Ignore width mismatch from verific 
But only if it's also a blackbox module with parameters (i.e. it *could* be parametrizable width).
2025-04-11 04:12:34 +12:00
..
cmds
design.cc: Fix selections when copying
2025-04-08 16:35:12 +12:00
equiv
mark all hash_into methods nodiscard
2025-01-14 12:39:15 +01:00
fsm
io: refactor string and file work into new unit
2025-03-19 13:43:42 +01:00
hierarchy
hierarchy: Ignore width mismatch from verific
2025-04-11 04:12:34 +12:00
memory
memory_libmap: update indices on design modification
2025-02-11 13:32:34 +01:00
opt
Reinstate #4768
2025-04-08 11:58:05 +12:00
pmgen
io: refactor string and file work into new unit
2025-03-19 13:43:42 +01:00
proc
mark all hash_into methods nodiscard
2025-01-14 12:39:15 +01:00
sat
cutpoint: Add -blackbox -instances
2025-04-11 04:12:34 +12:00
techmap
Merge pull request #5000 from YosysHQ/krys/re_refactor_selections
2025-04-10 16:06:36 +00:00
tests
macc: Stop using the B port
2025-01-08 13:03:35 +01:00