github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-21 10:23:03 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/frontends/ast
History
Clifford Wolf ec4565009a Add "read_verilog -pwires" feature, closes #1106 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-06-19 14:38:50 +02:00
..
ast.cc
Add "read_verilog -pwires" feature, closes #1106
2019-06-19 14:38:50 +02:00
ast.h
Add "read_verilog -pwires" feature, closes #1106
2019-06-19 14:38:50 +02:00
dpicall.cc
Fixed trailing whitespaces
2015-07-02 11:14:30 +02:00
genrtlil.cc
Add "read_verilog -pwires" feature, closes #1106
2019-06-19 14:38:50 +02:00
Makefile.inc
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
2014-08-21 12:43:51 +02:00
simplify.cc
Fixes and cleanups in AST_TECALL handling
2019-06-07 12:41:09 +02:00