github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-10 02:19:50 +00:00
Code Issues Releases Wiki Activity
Files
45e4c040d7bafed59ef46f5cf92e7a2adb802bdc
YosysHQ.yosys/passes
History
Clifford Wolf 45e4c040d7 Add "check -mapped" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-10-02 13:35:03 +02:00
..
cmds
Add "check -mapped"
2019-10-02 13:35:03 +02:00
equiv
Update doc for equiv_opt
2019-09-30 10:59:56 -07:00
fsm
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
hierarchy
Adopt @cliffordwolf's suggestion
2019-09-03 12:18:50 -07:00
memory
stoi -> atoi
2019-08-07 11:09:17 -07:00
opt
Revert "SigSet<Cell*> to use stable compare class"
2019-09-13 09:49:15 -07:00
pmgen
Ooops AREG and BREG to default to -1
2019-09-27 11:57:53 -07:00
proc
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
sat
Fix $dlatch handling in async2sync
2019-09-30 14:58:23 +02:00
techmap
Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_in
2019-09-30 17:49:23 +02:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00