This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-25 03:46:34 +00:00
Code
Issues
Releases
Wiki
Activity
YosysHQ.yosys
/
backends
History
Eddie Hung
8d0cc654a4
Stray log_module
2020-01-06 15:14:38 -08:00
..
aiger
Stray log_module
2020-01-06 15:14:38 -08:00
blif
…
btor
Use cell name for btor bad state props when it is a public name
2019-11-14 11:57:38 +01:00
edif
…
firrtl
…
ilang
…
intersynth
…
json
…
protobuf
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
simplec
…
smt2
Bugfix in smtio vcd handling of $-identifiers
2019-10-23 00:04:34 +02:00
smv
…
spice
…
table
…
verilog
write_verilog: add -extmem option, to write split memory init files.
2019-11-18 01:27:21 +00:00
