This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-18 10:26:18 +00:00
Code
Issues
Releases
Wiki
Activity
Files
49293a182d19ad799ef129ecfb03ff72a2d11f0f
YosysHQ.yosys
/
frontends
/
verilog
History
Clifford Wolf
4b311b7b99
Further improved and extended xsthammer
2013-06-11 19:49:35 +02:00
..
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
const2ast.cc
Added SAT generator and simple sat_solve command
2013-06-07 13:59:13 +02:00
lexer.l
Further improved and extended xsthammer
2013-06-11 19:49:35 +02:00
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
parser.y
Added SAT generator and simple sat_solve command
2013-06-07 13:59:13 +02:00
preproc.cc
added option '-Dname[=definition]' to command 'read_verilog'
2013-05-19 17:07:52 +02:00
verilog_frontend.cc
Enabled AST/Verilog front-end optimizations per default
2013-06-10 13:19:04 +02:00
verilog_frontend.h
added option '-Dname[=definition]' to command 'read_verilog'
2013-05-19 17:07:52 +02:00