github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-18 20:10:06 +00:00
Code Issues Releases Wiki Activity
Files
4aa0dc4dc76a02ec0281c0596880a3ef8609bacd
YosysHQ.yosys/techlibs/intel
History
Marcelina Kościelnicka 9a4f420b4b Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
..
arria10gx
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
common
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cyclone10lp
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cycloneiv
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cycloneive
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cyclonev
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
max10
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
Makefile.inc
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
synth_intel.cc
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00