This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-09 18:11:05 +00:00
Code
Issues
Releases
Wiki
Activity
Files
4e741adda976260f620e5787d6db3cb28e0e35e7
YosysHQ.yosys
/
techlibs
/
intel
/
cycloneiv
History
Marcelina Kościelnicka
3209c0762a
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
..
cells_arith.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
cells_map.v
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cells_sim.v
Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00