1
0
mirror of synced 2026-01-25 03:46:34 +00:00
2019-03-06 09:51:11 +05:30

4 lines
65 B
Plaintext

read_verilog demo.v
synth_anlogic -top demo
write_verilog full.v