1
0
mirror of synced 2026-01-24 19:42:18 +00:00

6 lines
105 B
Verilog

`timescale 1ns/1ps
`include "cells_sim_ams.v"
`include "cells_sim_digital.v"
`include "cells_sim_wip.v"