github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-16 00:33:34 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests/arch
History
Martin Povišer 62d6338688 quicklogic: Fix pp3 dffs test 
Fix name confusion which was making the test look into the vendor's cell
blackbox rather than into the synthesis results.
2023-10-12 12:45:40 +02:00
..
anlogic
Update tests
2023-06-09 14:41:45 +02:00
common
Removing extra default_nettype lines
2023-02-21 05:23:16 +13:00
ecp5
Update tests
2023-06-09 14:41:45 +02:00
efinix
efinix: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
fabulous
fabulous: Add support for mapping carry chains
2023-02-27 09:50:34 +01:00
gatemate
Update tests
2023-06-09 14:41:45 +02:00
gowin
gowin: Fix X output of $alu techmap
2023-05-01 17:56:41 +02:00
ice40
Update tests
2023-06-09 14:41:45 +02:00
intel_alm
Update tests
2023-06-09 14:41:45 +02:00
machxo2
put back previous test state, due to default change
2023-08-29 10:21:58 +02:00
nexus
Update tests
2023-06-09 14:41:45 +02:00
quicklogic
quicklogic: Fix pp3 dffs test
2023-10-12 12:45:40 +02:00
xilinx
Update tests
2023-06-09 14:41:45 +02:00
run-test.sh
Add default assignments to SB_LUT4
2021-04-20 12:46:21 +02:00