This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-26 12:13:24 +00:00
Code
Issues
Releases
Wiki
Activity
Files
4fec3a85cd7d0fcd35f958bfc89090df25f7de3c
YosysHQ.yosys
/
techlibs
History
Marcelina Kościelnicka
54e75129e5
opt_lut: Allow more than one -dlogic per cell type.
...
Fixes
#2061
.
2021-07-29 17:30:07 +02:00
..
achronix
…
anlogic
…
common
memory: Introduce $meminit_v2 cell, with EN input.
2021-07-28 23:18:38 +02:00
coolrunner2
…
easic
…
ecp5
ecp5: Add DCSC blackbox
2021-07-06 14:07:20 +01:00
efinix
…
gowin
Use HTTPS for website links, gatecat email
2021-06-09 12:16:56 +02:00
greenpak4
…
ice40
opt_lut: Allow more than one -dlogic per cell type.
2021-07-29 17:30:07 +02:00
intel
…
intel_alm
Fix files with CRLF line endings
2021-06-09 12:16:33 +02:00
machxo2
…
nexus
Use HTTPS for website links, gatecat email
2021-06-09 12:16:56 +02:00
quicklogic
…
sf2
…
xilinx
…
.gitignore
…
