1
0
mirror of synced 2026-04-17 10:11:18 +00:00
Files
YosysHQ.yosys/frontends
Gary Wong 4ffd05af6f verilog: add support for SystemVerilog string literals.
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
2025-08-11 13:34:10 +02:00
..
2024-12-10 14:27:55 +01:00