1
0
mirror of synced 2026-01-26 12:13:24 +00:00
Files
YosysHQ.yosys/kernel
Charlotte 7f7c61c9f0 fmt: remove lzero by lowering during Verilog parse
See https://github.com/YosysHQ/yosys/pull/3721#issuecomment-1502037466
-- this reduces logic within the cell, and makes the rules that apply
much more clear.
2023-08-11 04:46:52 +02:00
..
2022-11-30 18:24:35 +01:00
2022-01-28 23:34:41 +01:00
2023-08-11 04:46:52 +02:00
2022-05-27 12:37:03 +02:00
2021-10-08 15:44:07 +02:00
2022-05-13 00:37:14 +02:00
2022-01-28 23:34:41 +01:00
2022-11-30 18:24:35 +01:00
2023-04-17 10:53:05 -07:00
2023-01-11 18:07:16 +01:00