This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-03-26 02:25:45 +00:00
Code
Issues
Releases
Wiki
Activity
Files
51cfcd8331bb06b1fea3ec62a48fcbb092e7df70
YosysHQ.yosys
/
frontends
/
verilog
History
Clifford Wolf
76c83283c4
Fixed minor bug in parsing delays
2014-11-24 14:48:07 +01:00
..
.gitignore
Updated .gitignore file for ilang and verilog frontends
2014-10-15 01:14:38 +02:00
const2ast.cc
Fixed two minor bugs in constant parsing
2014-11-24 14:39:24 +01:00
Makefile.inc
Updated lexers & parsers to include prefixes
2014-10-15 00:48:19 +02:00
preproc.cc
Re-introduced Yosys::readsome() helper function
2014-10-23 10:58:36 +02:00
verilog_frontend.cc
Print "SystemVerilog" in "read_verilog -sv" log messages
2014-10-16 10:31:54 +02:00
verilog_frontend.h
Added warning for use of 'z' constants in HDL
2014-11-14 19:59:50 +01:00
verilog_lexer.l
Fixed minor bug in parsing delays
2014-11-24 14:48:07 +01:00
verilog_parser.y
Added warning for use of 'z' constants in HDL
2014-11-14 19:59:50 +01:00