1
0
mirror of synced 2026-04-26 04:08:28 +00:00
Files
YosysHQ.yosys/tests/arch
Marcelina Kościelnicka 347dd01c2f xilinx: Fix srl regression.
Of standard yosys cells, xilinx_srl only works on $_DFF_?_ and
$_DFFE_?P_, which get upgraded to $_SDFFE_?P?P_ by dfflegalize at the
point where xilinx_srl is called for non-abc9.  Fix this by running
ff_map.v first, resulting in FDRE cells, which are handled correctly.
2020-07-12 23:41:27 +02:00
..
2020-06-03 08:41:55 -07:00
2020-07-06 12:27:46 +02:00
2020-06-01 13:48:19 +02:00
2020-07-12 23:41:27 +02:00