1
0
mirror of synced 2026-01-24 19:42:18 +00:00
Udi Finkelstein 536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
2018-10-25 02:37:56 +03:00
..
2015-06-19 14:08:46 +02:00
2015-09-25 12:23:11 +02:00
2018-06-05 22:41:27 +03:00
2016-12-11 10:58:49 +01:00
2018-06-05 18:03:22 +03:00
2015-05-18 11:15:49 +02:00