github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-13 19:54:09 +00:00
Code Issues Releases Wiki Activity
Files
54e75129e57f29df1099f5cd45cec633d80e3841
YosysHQ.yosys/frontends/ast
History
Marcelina Kościelnicka 8bdc019730 verilog: Emit $meminit_v2 cell. 
Fixes #2447.
2021-07-28 23:18:38 +02:00
..
ast.cc
verilog: Emit $meminit_v2 cell.
2021-07-28 23:18:38 +02:00
ast.h
verilog: Emit $meminit_v2 cell.
2021-07-28 23:18:38 +02:00
dpicall.cc
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
genrtlil.cc
verilog: Emit $meminit_v2 cell.
2021-07-28 23:18:38 +02:00
Makefile.inc
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
2014-08-21 12:43:51 +02:00
simplify.cc
verilog: Emit $meminit_v2 cell.
2021-07-28 23:18:38 +02:00