github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 06:26:59 +00:00
Code Issues Releases Wiki Activity
Files
5791c52e1b0c0e52299ee1c293a41d712d782422
YosysHQ.yosys/passes
History
Claire Wolf 5791c52e1b Merge pull request #1637 from YosysHQ/mwk/fix-1634 
fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
2020-01-21 18:37:06 +01:00
..
cmds
autoname: do not autoname ports
2020-01-14 10:13:29 -08:00
equiv
xilinx: Add xilinx_dffopt pass (#1557)
2019-12-18 13:43:43 +01:00
fsm
fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
2020-01-14 22:49:20 +01:00
hierarchy
Remove submod changes
2019-12-30 14:56:14 -08:00
memory
Cleanup
2019-12-17 00:25:08 -08:00
opt
Fix opt_expr.eqneq.cmpzero debug print
2019-12-15 20:40:38 +01:00
pmgen
xilinx_dsp: another typo; move xilinx specific test
2020-01-17 17:07:03 -08:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
Add fminit pass
2020-01-09 21:22:54 +01:00
techmap
read_aiger: make $and/$not/$lut the prefix not suffix
2020-01-13 17:34:37 -08:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00