github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-25 20:06:27 +00:00
Code Issues Releases Wiki Activity
Files
5798105d47cdcdaf4e305ef9dbd5b6c93fef35b1
YosysHQ.yosys/techlibs/altera_intel
History
Larry Doolittle 2021ddecb3 Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
..
cycloneiv
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
max10
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
lpm_functions.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
Makefile.inc
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
2017-04-05 23:01:29 -05:00
synth_intel.cc
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00