Eddie Hung ed303b07b7 Merge remote-tracking branch 'origin/master' into xc7dsp

2019-08-01 12:02:16 -07:00

..

aiger

tests: use optional ABCEXTERNAL when specified

2019-06-27 23:00:13 -04:00

arch

Add simcells.v, simlib.v, and some output

2019-06-27 11:13:49 -07:00

asicworld

Fix FIRRTL to Verilog process instance subfield assignment.

2019-02-25 16:18:13 -08:00

bram

Added support for (single-clock) transparent memories to bram tests

2016-11-01 10:03:13 +01:00

errors

Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,

2018-10-25 02:37:56 +03:00

fsm

…

hana

…

liberty

Liberty file parser now accepts superfluous ;

2019-03-27 15:16:19 +01:00

lut

Forgot to commit

2019-07-16 12:44:26 -07:00

memories

memory_dff: Fix checking of feedback mux input when more than one mux

2019-07-02 13:35:50 +01:00

opt

Refactor "opt_rmdff -sat"

2019-06-20 13:44:21 +02:00

realmath

…

sat

support repeat loops with constant repeat counts outside of constant functions

2019-04-09 12:28:32 -04:00

share

…

simple

Add test

2019-06-20 16:07:22 -07:00

simple_abc9

Add tests/simple_abc9/.gitignore

2019-07-09 20:58:01 +02:00

smv

…

sva

Fix "verific -extnets" for more complex situations

2019-03-26 14:17:46 +01:00

svinterfaces

Fix typo in tests/svinterfaces/runone.sh

2019-05-03 14:40:51 +02:00

techmap

Move tests/techmap/abc9 to simple_abc9

2019-02-20 15:34:59 -08:00

tools

autotest.sh to define _AUTOTB when test_autotb

2019-06-28 14:56:22 -07:00

unit

Build hotfix in tests/unit/Makefile

2016-12-11 10:58:49 +01:00

various

Merge remote-tracking branch 'origin/master' into xc7dsp

2019-08-01 12:02:16 -07:00

vloghtb

…