Eddie Hung d4ff5b2d00 Merge pull request #1670 from rodrigomelo9/master ...

$readmem[hb] file inclusion is now relative to the Verilog file

2020-02-10 08:31:01 -08:00

..

aiger

Add testcases

2020-01-07 11:44:20 -08:00

arch

xilinx: Add support for LUT RAM on LUT4-based devices.

2020-02-07 09:03:22 +01:00

asicworld

…

bram

…

errors

…

fsm

Speed up "make test" and related cleanups

2019-08-17 14:37:07 +02:00

hana

…

liberty

Liberty file parser now accepts superfluous ;

2019-03-27 15:16:19 +01:00

lut

Forgot to commit

2019-07-16 12:44:26 -07:00

memfile

Added 'set -e' into tests/memfile/run-test.sh

2020-02-06 10:45:40 -03:00

memories

memory_dff: Fix checking of feedback mux input when more than one mux

2019-07-02 13:35:50 +01:00

opt

Merge pull request #1576 from YosysHQ/eddie/opt_merge_init

2020-02-05 14:56:26 -08:00

opt_share

Support various binary operators in opt_share

2019-08-04 19:06:38 +02:00

proc

proc_clean: fix order of switch insertion.

2019-08-19 16:44:23 +00:00

realmath

…

rpc

rpc: new frontend.

2019-09-30 15:53:11 +00:00

sat

Merge pull request #1638 from YosysHQ/eddie/fix1631

2020-02-05 19:31:18 +01:00

share

…

simple

Make SV2017 compliant courtesy of @wsnyder

2019-12-12 07:34:07 -08:00

simple_abc9

simple_abc9 tests to discard whitebox before write for sim

2020-01-23 22:07:43 -08:00

smv

…

sva

Fix "verific -extnets" for more complex situations

2019-03-26 14:17:46 +01:00

svinterfaces

Fix typo in tests/svinterfaces/runone.sh

2019-05-03 14:40:51 +02:00

svtypes

Use "(id)" instead of "id" for types as temporary hack

2019-10-14 05:24:31 +02:00

techmap

shiftx2mux: fix select out of bounds

2020-02-05 16:41:09 -08:00

tools

autotest.sh to define _AUTOTB when test_autotb

2019-06-28 14:56:22 -07:00

unit

…

various

sv: More tests for wildcard port connections

2020-02-02 16:12:33 +00:00

vloghtb

…