github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-27 12:43:21 +00:00
Code Issues Releases Wiki Activity
Files
5d93dcce862d281f0df495eeee755cd4bfca342d
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 241901461a Add "write_verilog -siminit" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-02-28 15:03:03 -08:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add "write_verilog -siminit"
2019-02-28 15:03:03 -08:00