This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-26 12:13:24 +00:00
Code
Issues
Releases
Wiki
Activity
Files
5d93dcce862d281f0df495eeee755cd4bfca342d
YosysHQ.yosys
/
frontends
/
ast
History
Clifford Wolf
5d93dcce86
Fix $readmem[hb] for mem2reg memories,
fixes
#785
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2019-03-02 09:58:20 -08:00
..
ast.cc
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
ast.h
Use mem2reg on memories that only have constant-index write ports
2019-03-01 13:35:09 -08:00
dpicall.cc
Fixed trailing whitespaces
2015-07-02 11:14:30 +02:00
genrtlil.cc
Fixes related to handling of autowires and upto-ranges,
fixes
#814
2019-02-21 18:40:11 +01:00
Makefile.inc
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
2014-08-21 12:43:51 +02:00
simplify.cc
Fix $readmem[hb] for mem2reg memories,
fixes
#785
2019-03-02 09:58:20 -08:00
