github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-27 04:33:22 +00:00
Code Issues Releases Wiki Activity
Files
5eebfabe4286d47a75508677e2bc76e8b422a879
YosysHQ.yosys/passes
History
Clifford Wolf b432c9b44b Improve "portlist" command 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-09-25 09:20:38 +02:00
..
cmds
Improve "portlist" command
2019-09-25 09:20:38 +02:00
equiv
Add equiv_opt -multiclock
2019-09-11 13:55:59 +01:00
fsm
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
hierarchy
Adopt @cliffordwolf's suggestion
2019-09-03 12:18:50 -07:00
memory
stoi -> atoi
2019-08-07 11:09:17 -07:00
opt
Revert "SigSet<Cell*> to use stable compare class"
2019-09-13 09:49:15 -07:00
pmgen
Merge pull request #1355 from YosysHQ/eddie/peepopt_dffmuxext
2019-09-18 12:40:08 -07:00
proc
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
sat
Revert "SigSet<Cell*> to use stable compare class"
2019-09-13 09:49:15 -07:00
techmap
Revert abc9.cc
2019-09-20 17:52:23 -07:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00